


Dual N-Channel Enhancement Mode Field Effect Transistor



DFN3030-8L

Product Summary NMOS(Die1)

- V_{DS} 30V
- I_D 33A
- $R_{DS(ON)}$ (at $V_{GS}=10V$) $< 9.5m\Omega$
- $R_{DS(ON)}$ (at $V_{GS}=4.5V$) $< 19m\Omega$
- 100% EAS Tested

NMOS(Die2)

- V_{DS} 30V
- I_D 34A
- $R_{DS(ON)}$ (at $V_{GS}=10V$) $< 9.5m\Omega$
- $R_{DS(ON)}$ (at $V_{GS}=4.5V$) $< 18m\Omega$
- 100% EAS Tested
- ESD Level(HBM) H1B

General Description

- Dual Asymmetric N-Channel
- High Current Capability
- Low Gate Charge
- Epoxy Meets UL 94 V-0 Flammability Rating
- Halogen Free

Applications

- DC/DC Converters in Computing, Servers
- Isolated DC/DC Converters in Telecom and Industrial

Limiting Values

Parameter	Conditions	Symbol	NMOS(Die1)		NMOS(Die2)		Unit
			Min	Max	Min	Max	
Drain-source Voltage		V_{DS}	-	30	-	30	V
Gate-source Voltage		V_{GS}	-20	20	-20	20	V
Continuous Drain Current (Note 1,2)	Steady-State	I_D	-	$T_A=25^\circ C, V_{GS}=10V$	-	10.4	A
				$T_A=100^\circ C, V_{GS}=10V$		6.6	
Continuous Drain Current (Note 1,3)	Steady-State	I_D	-	$T_C=25^\circ C, V_{GS}=10V,$ Chip limitation	-	34	A
				$T_C=100^\circ C, V_{GS}=10V$		21.5	
Pulsed Drain Current	$T_C=25^\circ C, t_p \leq 10\mu s$	I_{DM}	-	132	-	136	A
Maximum Body-Diode Continuous Current	$T_C=25^\circ C$	I_S	-	14	-	15	A
Avalanche Energy (non-repetitive)	$T_J=25^\circ C, V_G=10V, R_G=25\Omega, L=0.5mH,$ $I_{AS}=13A$	EAS	-	42.2	-	42.2	mJ
Total Power Dissipation (Note 1,2)	Steady-State	P_D	-	$T_A=25^\circ C$	-	1.71	W
				$T_A=100^\circ C$		0.68	
Total Power Dissipation (Note 1,3)	Steady-State	P_D	-	$T_C=25^\circ C$	-	18.3	W
				$T_C=100^\circ C$		7.3	
Junction and Storage Temperature Range		T_J, T_{STG}	-55	150	-55	150	$^\circ C$

Thermal resistance

Parameter	Symbol	NMOS(Die1)		NMOS(Die2)		Units
		Typ	Max	Typ	Max	
Thermal Resistance Junction-to-Ambient (Note 2)	$R_{\theta JA}$	-	81	-	73	$^\circ C/W$
Thermal Resistance Junction-to-Case	$R_{\theta JC}$	-	7.3	-	6.8	$^\circ C/W$



YJQH010N03A

■ NMOS(Die1) Electrical Characteristics

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Static Parameter						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS}=0V, I_D=250\mu A, T_j=25^\circ C$	30	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=30V, V_{GS}=0V, T_j=25^\circ C$	-	-	1	μA
		$V_{DS}=30V, V_{GS}=0V, T_j=125^\circ C$	-	-	100	
Gate-Source Leakage Current	I_{GSS}	$V_{GS}=\pm 20V, V_{DS}=0V, T_j=25^\circ C$	-	-	± 100	nA
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A, T_j=25^\circ C$	1.1	1.5	2.2	V
Static Drain-Source On-Resistance	$R_{DS(on)}$	$V_{GS}=10V, I_D=20A, T_j=25^\circ C$	-	7.2	9.5	$m\Omega$
		$V_{GS}=4.5V, I_D=10A, T_j=25^\circ C$	-	13	19	$m\Omega$
Diode Forward Voltage	V_{SD}	$I_S=20A, V_{GS}=0V, T_j=25^\circ C$	-	0.88	1.2	V
Gate Resistance	R_G	$f=1MHz, T_j=25^\circ C$	-	2.5	-	Ω
Dynamic Parameters						
Input Capacitance	C_{iss}	$V_{DS}=15V, V_{GS}=0V, f=1MHz, T_j=25^\circ C$	-	907	-	pF
Output Capacitance	C_{oss}		-	134	-	
Reverse Transfer Capacitance	C_{rss}		-	109	-	
Switching Parameters						
Total Gate Charge	Q_g	$V_{GS}=10V, V_{DS}=15V, I_D=20A, T_j=25^\circ C$	-	17.4	-	nC
Gate-Source Charge	Q_{gs}		-	3.4	-	
Gate-Drain Charge	Q_{gd}		-	4	-	
Reverse Recovery Charge	Q_{rr}	$I_F=20A, di/dt=100A/\mu s, V_{GS}=0V, V_R=15V, T_j=25^\circ C$	-	6	-	nC
Reverse Recovery Time	t_{rr}		-	13.4	-	ns
Turn-on Delay Time	$t_{D(on)}$	$V_{GS}=10V, V_{DS}=15V, I_D=20A, R_{GEN}=3\Omega, T_j=25^\circ C$	-	7.5	-	ns
Turn-on Rise Time	t_r		-	4	-	
Turn-off Delay Time	$t_{D(off)}$		-	20	-	
Turn-off Fall Time	t_f		-	5.4	-	



YJQH010N03A

■ NMOS(Die2) Electrical Characteristics

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Static Parameter						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS}=0V, I_D=250\mu A, T_j=25^\circ C$	30	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=30V, V_{GS}=0V, T_j=25^\circ C$	-	-	1	μA
		$V_{DS}=30V, V_{GS}=0V, T_j=125^\circ C$	-	-	100	
Gate-Source Leakage Current	I_{GSS}	$V_{GS}=\pm 20V, V_{DS}=0V, T_j=25^\circ C$	-	-	± 100	nA
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A, T_j=25^\circ C$	1.1	1.5	2.2	V
Static Drain-Source On-Resistance	$R_{DS(on)}$	$V_{GS}=10V, I_D=20A, T_j=25^\circ C$	-	6.5	9.5	m Ω
		$V_{GS}=4.5V, I_D=10A, T_j=25^\circ C$	-	12	18	m Ω
Diode Forward Voltage	V_{SD}	$I_S=20A, V_{GS}=0V, T_j=25^\circ C$	-	0.87	1.2	V
Gate Resistance	R_G	$f=1MHz, T_j=25^\circ C$	-	2.5	-	Ω
Dynamic Parameters						
Input Capacitance	C_{iss}	$V_{DS}=15V, V_{GS}=0V, f=1MHz, T_j=25^\circ C$	-	907	-	μF
Output Capacitance	C_{oss}		-	134	-	
Reverse Transfer Capacitance	C_{rss}		-	109	-	
Switching Parameters						
Total Gate Charge	Q_g	$V_{GS}=10V, V_{DS}=15V, I_D=20A, T_j=25^\circ C$	-	17.4	-	nC
Gate-Source Charge	Q_{gs}		-	3.4	-	
Gate-Drain Charge	Q_{gd}		-	4	-	
Reverse Recovery Charge	Q_{rr}	$I_F=20A, di/dt=100A/\mu s, V_{GS}=0V, V_R=15V, T_j=25^\circ C$	-	6	-	nC
Reverse Recovery Time	t_{rr}		-	13.4	-	ns
Turn-on Delay Time	$t_{D(on)}$	$V_{GS}=10V, V_{DS}=15V, I_D=20A, R_{GEN}=3\Omega, T_j=25^\circ C$	-	7.5	-	ns
Turn-on Rise Time	t_r		-	4	-	
Turn-off Delay Time	$t_{D(off)}$		-	20	-	
Turn-off Fall Time	t_f		-	5.4	-	

Note:

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- The value of $R_{\theta JA}$ is measured with the device mounted on the 40mm*40mm*1.1mm single layer FR-4 PCB board with 1 in² pad of 2oz. Copper, in the still air environment with $T_A=25^\circ C$. The maximum allowed junction temperature of 150 $^\circ C$. The value in any given application depends on the user's specific board design.
- Thermal resistance from junction to soldering point (on the exposed drain pad).



YJQH010N03A

■ NMOS(Die1) Typical Electrical and Thermal Characteristics Diagrams




Figure 1. Output Characteristics; typical values




Figure 2. Transfer Characteristics; typical values




Figure 3. Capacitance Characteristics; typical values




Figure 4. Gate Charge; typical values




Figure 5. On-Resistance vs. Gate to Source Voltage; typical values




Figure 6. Normalized On-Resistance



YJQH010N03A




Figure 7. RDS(on) vs. Drain Current; typical values




Figure 8. Forward characteristics of reverse diode; typical values




Figure 9. Normalized breakdown voltage




Figure 10. Gate Threshold voltage; typical values




Figure 11. Current dissipation




Figure 12. Power dissipation




Figure 13. Maximum Transient Thermal Impedance




Figure 14. Safe Operation Area

■ NMOS(Die2) Typical Electrical and Thermal Characteristics Diagrams




Figure 1. Output Characteristics; typical values




Figure 2. Transfer Characteristics; typical values




Figure 3. Capacitance Characteristics; typical values




Figure 4. Gate Charge; typical values



YJQH010N03A




Figure 5. On-Resistance vs. Gate to Source Voltage; typical values




Figure 6. Normalized On-Resistance




Figure 7. RDS(on) vs. Drain Current; typical values




Figure 8. Forward characteristics of reverse diode; typical values




Figure 9. Normalized breakdown voltage




Figure 10. Gate Threshold voltage; typical values



YJQH010N03A




Figure 11. Current dissipation




Figure 12. Power dissipation




Figure 13. Maximum Transient Thermal Impedance




Figure 14. Safe Operation Area

■ Test Circuits & Waveforms




Figure A. Unclamped Inductive Switching (UIS) Test Circuit & Waveform




Figure B. Gate Charge Test Circuit & Waveform




Figure C. Resistive Switching Test Circuit & Waveform





Figure D. Diode Recovery Test Circuit & Waveform




YJQH010N03A


DFN3030-8L Package information




Top View
正面视图



Bottom View
背面视图



Side View
侧面视图



Suggested Solder Pad Layout
Top View


UNIT:mm

SYMBOL	MILLIMETER		
	MIN	NOM	MAX
D	2.90	3.00	3.10
E	2.90	3.00	3.10
A	0.70	0.80	0.90
A1	0.20 BSC		
A2			0.10
D1	2.30	2.40	2.50
E1	0.89	0.99	1.09
E2	0.42	0.52	0.62
L	0.22	0.32	0.42
k	0.35 BSC		
k1	0.06 BSC		
k2	0.25 BSC		
b	0.30	0.40	0.50
e	0.65 BSC		

Note:

1. Controlling dimension: in millimeters.
2. General tolerance: ± 0.10 mm.
3. The pad layout is for reference purposes only.

Marking Information



Note:

1. All marking is at middle of the product body
2. All marking is in laser printing
3. H010N03A is marking code, YYWW is date code, "YY" is year, "WW" is week
4. Body color: Black



YJQH010N03A

Disclaimer

The information presented in this document is for reference only. Yangzhou Yangjie Electronic Technology Co., Ltd. reserves the right to make changes without notice for the specification of the products displayed herein to improve reliability, function or design or otherwise.

The product listed herein is designed to be used with ordinary electronic equipment or devices, and not designed to be used with equipment or devices which require high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), Yangjie or anyone on its behalf, assumes no responsibility or liability for any damages resulting from such improper use of sale.

This publication supersedes & replaces all information previously supplied. For additional information, please visit our website <http://www.21yangjie.com> , or consult your nearest Yangjie's sales office for further assistance.